search
yourdomain > Phoenix > computer/technical > Digital Design Engineer

Digital Design Engineer

Report Ad  Whatsapp
Posted : Tuesday, April 16, 2024 07:51 AM

*Job Title: Engineering - Engineer Electrical 3* *Location: Chandler, AZ* *Duration: 12 Months * *Job Description:* *As a Digital Circuit Design Engineer, you’ll be responsible for* · Designing, implementing and testing complex digital, mixed signal, and analog circuit card assemblies for aerospace environment.
· Schematic entry (Cadence Capture CIS), Circuit Simulation (PSpice), Programmable logic design (VHDL) & verification (ModelSim/QuestaSim).
· Hardware troubleshooting / software debugging (Assembly, C++, C#).
· Helping develop the team, mentoring other engineers / interns.
· Writing specifications, user’s manuals, test plans and other technical documents.
*Requirements:* · Bachelor’s or Master’s, degree in Electrical Engineering, Computer Engineering, or related fields and 5+ years of related professional experience in digital design and related fields.
· Eligibility to obtain DoD secret clearance.
*Preferred qualifications:* · Digital logic design and simulation.
· Analog design and simulation experience.
· Fiber / SpaceFibre familiarity.
· Mixed signal design.
· Power and Signal Integrity (Sigrity, HyperLynx).
· High-speed digital layout experience.
· Familiarity with CADENCE Allegro design environments (Schematic, Simulation, PWB layout).
· FMEA, Reliability analyses.
· Generate and review the technical content of test procedures, drawings, engineering specifications, reports, Engineering Change Requests, and other documentation.
· Design verification using software such as ModelSim and Open-Source VHDL Verification Methodology (OSVVM).
· Motivated self-starter and good at multi-tasking.
· Familiarity with Jira and Agile.
· Exceptional communication, teamwork, and leadership skills.
· DoD active secret clearance or eligibility.
Job Type: Contract Salary: $38.
29 - $60.
11 per hour Application Question(s): * Able to obtain and maintain a security clearance Experience: * Schematic entry: 3 years (Preferred) * Circuit Simulation: 3 years (Preferred) * Programmable logic design: 3 years (Preferred) * C++: 1 year (Preferred) * Digital Circuit: 3 years (Preferred) Work Location: In person

• Phone : NA

• Location : Chandler, AZ

• Post ID: 9065507342


Related Ads (See all)


auburn.yourdomain.com is an interactive computer service that enables access by multiple users and should not be treated as the publisher or speaker of any information provided by another information content provider. © 2024 yourdomain.com